Claims

[c1] 1. A circuit, comprising:

multiple W-bit packet data slice latches each having inputs and outputs, said packet data slice latches connected in series from a first to a last packet data slice latch, outputs of a previous packet data slice latch connected to inputs of an immediately subsequent packet data slice latch;

a data partition comprising multiple data XOR subtree levels and having data latches between said data XOR subtree levels, said data partition having inputs and outputs, said outputs of each packet data slice latch connected to corresponding inputs of said data partition;

a remainder partition comprising multiple remainder XOR subtree levels and having remainder latches between said remainder XOR subtree levels, said remainder partition having inputs and outputs;

a combinatorial XOR tree having inputs and outputs, the outputs of said remainder partition and the outputs of said data partition connected to corresponding inputs of said combinatorial XOR tree; and

an M-bit current cyclic redundancy check (CRC) re-

mainder latch having inputs and outputs, the output of said combinatorial XOR tree connected to corresponding inputs of said current CRC remainder latch and the outputs of said current CRC remainder latch connected to corresponding inputs of said remainder partition.

[c2] 2. The circuit of claim 1, wherein:

each output of each of said packet data slice latches is connected to a corresponding input of a lowest XOR subtree level of said data partition and each intermediate XOR subtree level of said data partition is connected between an immediately higher XOR subtree level of said data partition through an intervening latch level and an immediately lower XOR subtree level of said data partition through an intervening latch level; and

each output of said CRC remainder latch is connected to a corresponding input of a lowest XOR subtree level of said remainder partition and each intermediate XOR subtree level of said remainder partition is connected between an immediately higher XOR subtree level of said remainder partition through an intervening latch level and an immediately lower XOR subtree level of said remainder partition through an intervening latch level.

[c3] 3. The circuit of claim 1, wherein said packet data slice latches, all said data latches in said data partition, all said remainder latches in said remainder partition and said current CRC remainder latch are responsive to the same clock signal.

[c4] 4. The circuit of claim 1, wherein B is the is the maximum number of XOR operations to be performed in a single remainder XOR subtree level of said remainder partition and A, the number of remainder XOR subtree levels of said remainder partition is the smallest whole positive integer greater than the log to the base B of the largest number of bits I of a subset of the M-bits of said CRC remainder latch.

[c5] 5. The circuit of claim 1, wherein each packet data slice latches sequential and different data slices.

[c6] 6. The circuit of claim 5, wherein the maximum number of inputs to any data XOR subtree in any data XOR subtree level of said data partition is B.

[c7] 7. The circuit of claim 6, wherein the number of levels of said data partition (Y-1), is the smallest whole positive number greater than the log to the base B of B times the largest number of bits J of a subset of the W-bits of said packet data slice latch.

[c8] 8. The circuit of claim 7, wherein W=2048, I=20, J=1059, A=3 and B=3.

[c9] 9. The circuit of claim 1, wherein:
a number of data XOR subtree levels in said data partition is equal to a number of remainder XOR subtree levels in said remainder partition.

[c10] 10. The circuit of claim 1, wherein the slowest data XOR subtree level of said data partition is no slower than the slowest remainder XOR subtree level of said remainder partition.

[c11] 11. A method, comprising:
providing multiple W-bit packet data slice latches each having inputs and outputs, said packet data slice latches connected in series from a first to a last packet data slice latch, outputs of a previous packet data slice latch connected to inputs of an immediately subsequent packet data slice latch;
providing a data partition comprising multiple data XOR subtree levels and having data latches between said data XOR subtree levels, said data partition having inputs and outputs, said outputs of each packet data slice latch connected to corresponding inputs of said data partition;

providing a remainder partition comprising multiple remainder XOR subtree levels and having remainder latches between said remainder XOR subtree levels, said remainder partition having inputs and outputs;
providing a combinatorial XOR tree having inputs and outputs, the outputs of said remainder partition and the outputs of said data partition connected to the inputs of said combinatorial XOR tree; and
providing an M-bit current cyclic redundancy check (CRC) remainder latch having inputs and outputs, the output of said combinatorial XOR tree connected to the inputs of said current CRC remainder latch and the outputs of said current CRC remainder latch to the inputs of said remainder partition.

[c12] 12. The method of claim 11, wherein:
each output of each of said packet data slice latches is connected to a corresponding input of a lowest XOR subtree level of said data partition and each intermediate XOR subtree level of said data partition is connected between an immediately higher XOR subtree level of said data partition through an intervening latch level and an immediately lower XOR subtree level of said data partition through an intervening latch level; and
each output of said CRC remainder latch is connected

to a corresponding input of a lowest XOR subtree level of said remainder partition and each intermediate XOR subtree level of said remainder partition is connected between an immediately higher XOR subtree level of said remainder partition through an intervening latch level and an immediately lower XOR subtree level of said remainder partition through an intervening latch level.

[c13] 13. The method of claim 11, wherein said packet data slice latches, all said data latches in said data partition, all said remainder latches in said remainder partition and said current CRC remainder latch are responsive to the same clock signal.

[c14] 14. The method of claim 11, wherein B is the is the maximum number of XOR operations to be performed in a single remainder XOR subtree level of said remainder partition and A, the number of remainder XOR subtree levels of said remainder partition is the smallest whole positive integer greater than the log to the base B of the largest number of bits I of a subset of the M-bits of said CRC remainder latch.

[c15] 15. The method of claim 11, wherein each packet data slice latches sequential and different data slices.

[c16] 16. The method of claim 15, wherein the maximum number of inputs to any data XOR subtree in any data XOR subtree level of said data partition is B.

[c17] 17. The method of claim 16, wherein the number of levels of said data partition (Y-1), is the smallest whole positive number greater than the log to the base B of B times the largest number of bits J of a subset of the W-bits of said packet data slice latch.

[c18] 18. The method of claim 17, wherein W=2048, I=20, J=1059, A=3 and B=3.

[c19] 19. The method of claim 11, wherein a number of XOR operations in said data partition is equal to a number of XOR operations in said remainder partition.

[c20] 20. The method of claim 11, wherein the slowest data XOR subtree level of said data partition is no slower than the slowest remainder XOR subtree level of said remainder partition.

[c21] 21. A method of designing circuit, the method comprising:

(a) providing a cyclic redundancy check (CRC) circuit design for a current CRC remainder, comprising: outputs of a packet data slice latch connected to inputs of a data XOR tree;

outputs of a current CRC remainder latch connected to inputs of a remainder XOR tree; and

outputs of said data XOR tree and outputs of said remainder XOR tree coupled to corresponding inputs of said current CRC remainder latch through a combinatorial XOR tree;

(b) substituting a previous CRC cycle data and corresponding previous CRC remainder for said current CRC remainder or for a previously subsituted CRC remainder and adding an additional packet data slice latch, an additional CRC remainder latch, an additional data XOR tree, an additional remainder XOR tree and an additional combinatorial XOR tree to said CRC circuit design without altering the a CRC remainder result of said CRC circuit design;

(c) partitioning all packet data slice latches and all data XOR trees into a data partition and all additional current CRC remainder latches and all remainder XOR trees into a remainder partition;

(d) combining all remainder XOR trees into a single remainder XOR tree and combining all data XOR trees into a single data XOR tree;

(e) repeating steps (b) through (c) a predetermined number of times; and

(f) distributing said single remainder XOR tree in said remainder partition over two or more remainder XOR

subtree levels, distributing all additional CRC remainder latches over one or more remainder latch levels, distributing said single data XOR trees in said data partition over two or more data XOR subtree levels.

[c22] 22. The method of claim 21, wherein step (f) further includes placing remainder latch levels between each remainder XOR subtree level of said remainder partition and a placing a data latch level between each data XOR subtree level of said data partition.

[c23] 23. The method of claim 21, wherein a number of XOR operations in said data partition is equal to a number of XOR operations in said remainder partition..

[c24] 24. The method of claim 21, wherein step (f) further includes selecting each data XOR subtree to be no slower than the slowest remainder XOR subtree.

[c25] 25. The method of claim 21, further including:
(g) connecting a clock input of each data latch in said data partition, each remainder latch in said remainder partition, said current CRC remainder latch and said packet data slice latch to a same clock input pin.

[c26] 26. A method of designing a circuit, the method comprising:

(a) distributing a current cyclic redundancy check (CRC) remainder XOR calculation of an M-bit redundancy check circuit into a remainder partition comprising multiple levels of remainder XOR subtrees and having remainder latches between said levels of remainder XOR subtrees; and

(b) distributing a packet data slice XOR function of said M-bit redundancy check circuit into a data partition of comprising multiple levels of data XOR subtrees and having data latches between said levels of data XOR subtrees.

[c27] 27. The method of claim 26 wherein step (a) includes:

(a1) determining I, the largest number of bits of a subset of the M-bits of a CRC result required to generate output bits of said remainder partition;

(a2) determining B, the maximum number of XOR operations to be performed in a single remainder XOR subtree level of said remainder partition;

(a3) calculating A, the number of XOR subtree levels in said remainder partition;

(a4) substituting (A-1) cycles of CRC operation into a current CRC remainder calculation;

(a5) distributing said current CRC remainder XOR calculation among remainder XOR subtrees of said remainder partition such that no remainder XOR sub-

tree level has more than B inputs; and
(a6) inserting a remainder latch level between each remainder XOR subtree level.

[c28] 28. The method of claim 27, wherein step (b) includes:
(b1) distributing said packet data slice XOR function among data XOR subtrees of said data partition such that no data XOR subtree level has more than B inputs; and
(b2) inserting a data latch level between each data XOR subtree level of said data partition.

[c29] 29. The method of claim 28, wherein a number of levels of said packet data slice XOR partition (Y-1) is the smallest whole positive number greater than the log to the base B of B times J-bits where J-bits is the largest data slice expected.

[c30] 30. The method of claim 26, further including:
(a7) calculating values of previous CRC remainders and corresponding previous packet data slices for j = (A-1) cycles that will result in a j = 0 cycle value that will be a used as an initial CRC remainder value.